

ADC IN TANNER EDA PROJECT PROJECTED AND PERFORMED COMPARATOR EVALUATION USING SAFF

¹A Hemanth Kumar, ²S.Anusha, ³S.Jagadeesh, ⁴Modem. Jeevan Kumar

^{1,2,3}Dept of Electronics and Communication Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

⁴Dept of Computer Science and Engineering, Sree Venkateswara College Of Engineering, Nellore (Dt), Andhra Pradesh, India.

ABSTRACT

Unique flip-flop with a sensing amplifier that is appropriate for high-speed, low-power procedure. The power and latency of the flip flop are significantly decreased by the use of new sense-amplifier and single-ended latch stages. Via the use of MTCMOS optimization, the suggested SAFF may offer low voltage operation. The master-slave flip-flop now in use has a shorter delay and less power than the planned SAFF (MSFF). The power-delay-product of the suggested SAFF is better for traditional SAFF and MSFF, and the proposed flip-size flop's is smaller. As a consequence, the projected SAFF may operate reliably at low power supply voltages. Yet in this arrangement, we're exploitation 25nm profession, which allows us to provide 1LVT and still obtain the output we need (low threshold voltage).

Keywords: MTCMOS, wireless fidelity, light fidelity, data transmission

1. INTRODUCTION

Digital circuits focus on high speed and minimal power. The execution and power of digital systems are directly influenced by the suspension and power of the flip-flops, which are the fundamental components of storage. According to [1], a significant portion of the power used by the digital system is consumed by flip-flops. Additionally, the greatest clock frequency used by the system is directly influenced by the duration of setup and CK-to-Q delay of the flip-flop. The performance and power consumption of digital systems may be directly improved and decreased by managing the delay and power of flip-flops. The master-slave flip-flop is the flip-flop that is most frequently employed in digital systems (MSFF). The foundry's SMIC 55 nm conventional cell library's C2MOS [2] master-slave flip-flop architecture is shown in Figure 1. In order for the flip-flop to be able to catch the correct information at the rising top of CK, the data must travel through the first latch as depicted in Figure 1 before the raising edge of CK. As a result, the MSFF's initialization procedure is somewhat lengthy. The CK-to-Q delay, which additionally is quite substantial and includes numerous logics, occurs simultaneously. Because of the embedded system's focus on a particular purpose, designers might optimism it to decrease device size and cost while enhancing reliability and efficiency. Various embedded systems are built in large quantities to take advantage of scale economies. Literally embedded systems include everything between small, mobile gadgets including MP3 players and digital watches to big, permanent structures including traffic lights, factory controls, and nuclear power plant control systems. A single microcontroller chip possesses modest complexities, while several units, peripherals, and systems installed under a sizable chassis or enclosure have extremely high sophistication.

2. LITERATURE SURVEY

[1]Sense-amplifier-based flip-flop incorporating transition completion recognition for low-voltage operating by Jeong, H., Oh, T.W., Song, S.C., and Jung, S.-O. 2018. Low supply voltage (VDD) functioning of a sensing amplifier-based flip-flop integrated transition completion monitoring (SAFF-TCD) allows for rapid processing and high reliability. To mark the end of the sense-amplifier stage change, the SAFF-TCD utilises a recognition

signal that is privately manufactured. The operational issues such as yield degradation, current contention, and glitches of earlier SAFFs are all eliminated by the detection signal, which gates the pull-down path of the sense-amplifier stage and the slave latch. I was thinking about the idea of the current disagreement and glitch-free SAFFs after reading this article. [2]Self-Timed Pulse Latch for Low-Voltage Operation Without Decreased Hold Time by Jeong, H., Park, J., Song, S.C., and Jung. *Journal of Solid-state Circuits, IEEE*, 2019. For low VDD operation, a self-timed pulsed latch (STPL) is suggested. The hold time issue of the traditional pulsing latch is solved by STPL by adaptively generating a transparent window through contrasting input and output. I was thinking about the hold time, setup time, and traditional pulsed latch problems through this article [3].CMOS sense amplifier-based flip-flop using two N-C2MOS output latches by Kim, J.-C., Jang, Y.-C., and Park, H.-J. 2000, *Electron Lett.* 36, 498-500. The Nikolic flip-flop was suggested as a way for speeding up operations even more. A hybrid circuit consisting of a cross-coupled inverter latch and two inversion buffered was used for replacing the NAND SR latch of [1]. Yet, compared to the traditional SAFF, the flip-flop uses a lot more electricity. The NAND SR latch was switched out for two NC2 MOS latches in the new SAFF suggested in this study. The novel SAFF provided the quickest operating speed across all flipflops evaluated in this research, although the standard SAFF's power usage improved only slightly.

3. EXISTING METHOD

Image depicts the planned SAFF's schematic. Similarly to earlier SAFFs, the SAFF is made up of a SA stage and a slave latch, as illustrated in Picture. As mentioned in earlier sections, the SA stage may be able to record data immediately following the rising edge of CK, and the slave latch may be used to keep the output stable throughout CK's negative half-cycle. The SA's structure has been modified; as depicted in Figure, the NMOS operated by CK (MN5 in) is divided into two (MN5 and MN6) and relocated to link immediately to the back-to-back inverter. Because the transistors in MN5 and MN6 are off while CK is low, the transformation eliminates the requirement for the nodes connected to MN3 and MN4 to charge throughout per-charge operating. Pre-charge power is an essential component of the SAFF's power consumption, therefore the suggested SAFF's consumption of energy can be significantly lowered.




Figure.1. Schematic diagram for proposed model

4. PROPOSED METHOD

The prevalent analogue and mixed-signal circuitry for analogue to digital data conversion in microprocessors and microcontrollers, DSP architectures, communication devices, and electronics for consumer purposes is the analogue to digital converter (ADC). In order to analyse a real-world analogue signal and provide corresponding digital outputs for rapid and precise processing in high-performance digital devices, analogue and digital processing techniques are combined. Flash formats The quickest information converter is an ADC, that compares the analogue input voltage against the reference input voltages using $(2^N - 1)$ comparisons concurrently. The result of the comparison in the flashing ADC is retrieved as thermometer code, which is then mixed with digital data and turned into binary outputs. Because the flash ADC architecture provides the fastest rate of analogue signal to digital data conversion of any technological advances, it is not necessary to use any

linear amplifying approaches. Various circuitry approaches, including folding, interpolation, and sub-ranging, are utilised in an ADC's construction to lower the circuit's power and space requirements. A flash ADC's transfer function's linearity is reduced by using redesigned structure as a result of the creation of randomised offset voltage. The mismatched transistors in the comparator design cause the offset voltage to be generated in the symmetric circuit arrangement. This article offers a thorough design and evaluation of the area overhead, power consumption, and conversion performance of the linear comparators of the ADC. [1] introduces a low noise latch track comparative for use in high-speed, low-power flash ADC application. By monitoring the compactor's code the density, a random chopping comparative has been added in [2] to lessen the offset. With the help of the described probabilistic distribution of the analogue input and reference voltage, most measurements are carried out in the realm of digital signals. The approach described in [3] has significantly lessened offset fluctuation. Regarding high-speed low area flash ADC programmed, a type of comparative based on thresholds inverter quantization (TIQ) was developed [4-5]. The voltage swing to the source voltage is provided by the TIQ comparison. The analogue input data to the thermometer code is quantize by the TIQ-comparator. The TIQ approach is simulated to adjust a transistor's channel length and width to determine the voltage below the threshold.

The design structure of the compactors

The comparisons that are frequently utilized in the construction of the flash ADC are latch-track comparisons, dynamically compactors, rapid comparisons, low power comparisons, and TIQ comparisons.

Typically, a flash ADC's employment of numerous comparisons results in a rise in power consumption. By removing the static power dissipation, the dynamic comparison lowers the ADC's power consumption. The ADC's gain is decreased and the offset voltage is increased when a dynamic comparison is used. The amplifier-based comparison is utilized in the high-speed comparison to provide a high speed and low power comparison. The major concerns with the comparisons are fluctuations of the threshold voltages V_{Th} and n_{Cox} , which led to a static imbalance developing in the comparison elements. The static incompatibilities among each element can be removed using the dynamic comparative suggested in Fig. 1. While it offers the benefit of low power dissipation, the dependence of input assessment on the common-mode input voltage (V_{cm}) greatly disadvantages it. Less common mode power is observed in the differential amplifier component of a high-speed comparison as a way to expand common mode range. To get around issues including periodic incompatibilities and noise, a common circuit is the twin tail dynamic comparative, which uses a distinct tail transistor for the pre-amplifier and latch stage. A cross-coupled inverters may be used to lessen distortion in the comparator. It is clear through the power estimate that the preamplifier transistor's trans conductance (g_m) has a significant impact on the use of electricity. A slight change made to the dynamic comparator's pre-amplifier stage results in a significant reduction in power.

5. RESULT ANALYSIS

Utilising CMOS 18nm technology, the diagrammed circuits of the comparisons indicated below are recreated in cadence virtuoso. Using a supply voltage of 1V and an input frequency of 100 kHz, comparators are emulated. Regarding optimal use of a flash ADC, the power, area, and latency of the various comparators are contrasted. In an ADC, common circuit components include dynamic comparisons, latch-track comparisons, high-speed comparisons, low power comparisons, and TIQ comparisons.




Fig.2.DynamicComparator




Fig.3.TheproductconsequenceoftheComparators

Table.1 Performance comparison of Comparators

Parameters	Latch-track Comparator	Dynamic Comparator	Low Voltage Comparator	High Speed Comparator	TIQ Comparator
Technology	180nm CMOS	180nm CMOS	180nm CMOS	180nm CMOS	180nm CMOS
Supply Voltage	1.8V	1.8V	1.8V	1.8V	1.8V
Input Signal range	1V	1V	1V	1V	1V
Input Frequency	100kHz	100kHz	100kHz	100kHz	100kHz
Power consumption	648.43µW	309.9nW	812.5 µW	1.084µW	5.098 fW
Delay	47.53 µsec	33.9 µsec	22.47 µsec	172.19 µsec	3.06 µsec
Number of Transistors	19	12	21	8	4
Speed/Power	32.447*10 ⁶	95.187*10 ⁹	18.256*10 ⁹	5.357*10 ⁹	64.1*10 ¹⁸

CONCLUSION

Regarding CMOS flash ADC applications, the development and evaluation outcomes for the comparators were described in this study. Utilising 18nm technological advances, the simulation results of the different CMOS comparators are derived in cadence virtuoso and contrasted from one another for evaluation of performance. A TIQ comparator, in contrast, has a minimal propagation latency and power dissipation. Additionally, compared to all other comparators, the utilisation of transistors is also lower. Compared to TIQ comparators, low voltage

comparators employed fewer transistors, but they consumed more power. Different sorts of comparators need a huge amount of transistors to make their comparisons.

REFERENCES

1. Senthil Sivakumar M, Banupriya M (2012), High Speed Low Power flash ADC Design for Ultra-Wide Band Applications, International Journal of Scientific & Engineering Research, Vol.3, No.5, pp.1-5.
2. Samad S, Shahriar M, and Andre I, A 0.35 μ m CMOS Comparator Circuit for High-Speed ADC Applications, 2005 IEEE International Symposium on Circuits and Systems, 2005, Vol. 6, pp.6134-6137.
3. P. V. Rahul, A. A. Kulkarni, S. Sankanur and M. Raghavendra, "Reduced comparators for low power flash ADC using TSMC018," 2017 International conference on Microelectronic Devices, Circuits and Systems, Vellore, 2017, pp. 1-5.
4. Senthil Sivakumar M, Joy Vasantha Rani S P, An ADC BIST using on-chip ramp generation and digital ORA, Microelectronics Journal, Vol. 81, 2018, pp.8-15.
5. M. Senthil Sivakumar, S. P. Joy Vasantha Rani (2018), Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation, Journal of Circuits, Systems, and Computers, Vol. 28, No.3, pp.1-14.
6. M. Nasrollahpour, R. Sreekumar and S. Hamedi-Hagh, "Low power comparator with offset cancellation technique for Flash ADC," 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Giardini Naxos, 2017, pp. 1-4.
7. J. Liu, F. Li, W. Li, H. Jiang and Z. Wang, "A flash ADC with low offset dynamic comparators," 2017 International Conference on Electron Devices and Solid-State Circuits, Hsinchu, 2017, pp. 1-2.
8. C. Huang, J Wu, A Background Comparator Calibration Technique for Flash Analog-to-Digital Converters, IEEE transactions on circuits and systems—i: regular papers, 2005, Vol. 52, No.9, pp. 1732-1740.
9. J. Talukdar and B. Das, "An improved TIQ comparator based 3-bit flash ADC," 2017 1st International Conference on Electronics, Materials Engineering and Nano-Technology, Kolkata, 2017, pp. 1-4.
10. S. A. Halim, S. L. M. Hassan, N. D. b. M. Akbar and A. A. A. Rahim, "Comparative study of comparator and encoder in a 4-bit Flash ADC using 0.18 μ m CMOS technology," 2012 International Symposium on Computer Applications and Industrial Electronics, Kota Kinabalu, 2012, pp. 35-38.